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Abstract—High implementation complexity of multi-scroll cir-
cuit is a bottleneck problem in real chaos-based communication.
Especially, in multi-scroll Chua’s circuit, the simplified imple-
mentation of piecewise-linear resistors with multiple segments is
difficult due to their intricate irregular breakpoints and slopes.
To solve the challenge, this paper presents a systematic scheme
for synthesizing a Chua’s diode with multi-segment piecewise-
linearity, which is achieved by cascading even-numbered passive
nonlinear resistors with odd-numbered ones via a negative
impedance converter. The traditional voltage mode op-amps
are used to implement nonlinear resistors. As no extra DC
bias voltage is employed, the scheme can be implemented by
much simpler circuits. The voltage-current characteristics of the
obtained Chua’s diode are analyzed theoretically and verified by
numerical simulations. Using the Chua’s diode and a second-
order active Sallen-Key high-pass filter, a new inductor-free
Chua’s circuit is then constructed to generate multi-scroll chaotic
attractors. Different number of scrolls can be generated by
changing the number of passive nonlinear resistor cells or
adjusting two coupling parameters. Besides, the system can be
scaled by using different power supplies, satisfying the low-
voltage low-power requirement of integrated circuit design. The
circuit simulations and hardware experiments both confirmed
the feasibility of the designed system.
Index Terms—Chaos, Chua’s diode, Chua’s circuit, multi-scroll
chaotic attractor, Secure communication.
I. INTRODUCTION
S INCE Leon O. Chua proposed the first third-order au-tonomous chaotic oscillator and investigated systems own-
ing double scrolls in 1980’s [1], [2], the study of design,
dynamics analysis and implementation of chaotic system has
received much attention from the researchers in the field
of nonlinear science, pseudo-random number generator, and
chaotic cryptography [3]–[9]. The subtle similarities between
complex dynamics of chaotic systems and the basic require-
ments of a secure cryptosystem also promoted research of the
topic [10]–[12]. Using all kinds of enhancing or controlling
methods, the systems with various topological properties were
obtained in the past two decades: multi-scroll attractor [13],
[14], multi-wing chaotic system [15]–[17], hyperchaotic sys-
tem [18], multi-wing chaotic attractor [19]–[22] and hyper-
chaotic attractor [23]–[25].
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Owing to the simple circuit structure and physical feasibility
of Chua’s circuit, it is considered as a prototype for inves-
tigating multi-scroll attractors and other nonlinear systems.
In earlier 1990’s, Suykens and Vandewalle designed the first
n-double scroll Chua’s attractors by using a so-called quasi-
linear function [26], [27]. In 1997, Suykens et al. proposed
a more complete family of n-scroll Chua’s attractors with
the piecewise-linear function [28]. However, among these
works, only numerical simulations were performed to verify
existence of the multi-scroll attractors. In 2000, Yalc¸in et al.
presented circuit implementation of 3- and 5-scroll attractors
from a generalized Chua’s circuit [29]. Adopting a sine or
cosine function, Tang et al. modified Chua’s circuit to generate
chaotic attractors owning 6 ∼ 9 scrolls [30]. By using a
multi-segment piecewise-linear Chua’s diode, Zhong et al.
proposed a systematic approach to generate multiple-scroll
Chua’s attractors owning up to 10 scrolls [31]. Yu et al.
presented an improved design approach for generating Chua’s
attractors with much more scrolls [32]. Especially, the sizes
of the obtained scrolls with the method proposed in [32] are
uniform. In 2007, Yu et al. further extended their methods to
generate n ×m-scroll attractors from a single Chua’s circuit
using a sawtooth function and a staircase function [33]. Multi-
direction multi-double-scroll Chua’s attractors can be obtained
by constructing pulsed excitation in the three dimensions of the
corresponding state variable [34]. In [35], Wang et al. gener-
ated multi-scroll attractors from the memristive Chua’s circuit
by introducing memristors with a multi-piecewise continuous
memductance function. In [36], a parametrically controlled
method was used to generate multi-scroll Chua’s attractors.
The implementation complexities of the above reviewed
construction methods of multi-scroll attractors vary in a large
range. Some of them involve a large number of discrete
components [31], [32], [35], [36], extra DC bias voltages
[21], [24], [31], [35], [36], or pulse excitations [22], [34],
[37]. Such elements inevitably lead to complex selection of
parasitic parameters, waste of hardware resources and cost of
a large amount of energy. However, low-power consumption
and facilitation are the basic requirements in some application
scenarios, e.g. IoT devices and wireless communication [38].
What’s more, the electronic circuit with manually winding
inductor element is bulky in terms of size and unsuitable
for IC design. To address the challenges, some inductor-free
Chua’s circuits were designed, e.g. inductance simulator based
on general impedance converter [39], Chua’s circuit based on
electronic analogy [40], Chua’s circuit based on Wien bridge
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oscillator [41] and Chua’s circuit variants based on active band
pass filter [42], [43].
The design and implementation of simple autonomous
chaotic circuits with complex topological structure are im-
portant for theoretical analysis and practical applications of
chaotic signals. This paper focuses on the following two
points: 1) simplifying the implementation of multi-piecewise
Chua’s diode and providing a systematic way to determine
element parameters; 2) extending the multi-scroll and inductor-
free Chua’s circuit family. As Chua’s diode is the part of
Chua’s circuit consuming most energy of the whole system,
changing its generation mechanism is an effective way to
obtain multi-scroll attractors with low circuit complexity. The
saturation characteristic of op-amp is critical for the formula-
tion of breakpoints. Obviously, the cascading combination of
multiple nonlinear resistor cells is an approach for constructing
a multi-segment piecewise-linear Chua’s diode. Based on
this idea, we developed a simple scheme implementing a
multi-segment piecewise-linear Chua’s diode and an inductor-
free multi-scroll Chua’s circuit. Both theoretical analyses and
experimental simulations were provided to validate desired
performances of the modified Chua’s system.
The remainder of the paper is organized as follows. In
Sec. II, we introduce a scheme for implementing a multi-
segment piecewise-linear Chua’s diode. A third-order inductor-
free Chua’s circuit based on active Sallen-Key high-pass filter
(HPF) is designed in Sec. III. An encryption application based
on the proposed multi-scroll attractor is presented in Sec. IV.
The multisim circuit simulations and the hardware experiment
results of the circuit are provided in Sec. V. The last section
concludes the paper.
II. SIMPLIFIED PIECEWISE-LINEAR CHUA’S DIODE
In this section, we first perform circuit syntheses of two
types of nonlinear resistors, and then give a design scheme
for implementing a simplified multi-segment piecewise-linear
Chua’s diode. Finally, two v − i characteristics with 17
segments and 19 segments are presented.
A. Two Types of Nonlinear Resistors
The scheme adopted here is to combine multiple op-
amp-based nonlinear resistors owning different breakpoints.
Assume the input currents i+ and i− of the voltage mode
op-amps (VOAs) are equal to zero. The potential difference
between two input terminals is vD. The gain of the op-amp
in the linear region tends to infinity. Two types of nonlinear
resistors, named as passive 3-segment piecewise-linear resistor
and active one, can be implemented by two sets of op-
amp-based circuits, respectively. To facilitate description, the
passive 3-segment piecewise-linear resistor is defined as type-
I nonlinear resistor marked by NRI. The active 3-segment
piecewise-linear resistor, by contrast, is defined as type-II
nonlinear resistor marked by NRII. Then, the two types of
nonlinear resistors can be analyzed as follows.
(a)
(b)
Fig. 1: Design of the type-I passive nonlinear resistor NRI: (a)
circuit implementation; (b) the v − i characteristic curve.
1) Type-I Passive Nonlinear Resistor: The schematic dia-
gram of the type-I nonlinear resistor is illustrated in Fig. 1(a),
which contains one op-amp and two resistors. Obviously, it has
the same circuit topology as the op-amp based gain circuit.
By applying Kirchhoff’s voltage and current laws, the
voltage-current characteristic of NRI can be classified as the
following three cases:
• |v| ≤ BpI:
In this case, the op-amp works in a linear region. So,
±BpI = ±RaIEsat/RbI are two breakpoints at both ends
of the linear region. Then, one has vD = 0, i = (v −
vD)/RaI. Thus, the inner slope is
GaI =
i
v
=
1
RaI
.
• v > BpI:
Under such condition, the op-amp works in the negative
saturation region and vo = −Esat. According to the
current flowing through NRI (i.e., the current passing RaI
and RbI), one can get
v − vD
RaI
=
vD − vo
RbI
, (1)
where vD 6= 0. Then, one can obtain
vD =
RbIv −RaIEsat
RaI +RbI
. (2)
Substituting (2) into (1), the current function related to
the input voltage v can be presented as
i = f(v) =
v + Esat
RaI +RbI
.
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At the breakpoint, BpI = RaIEsat/RbI and GaIBpI =
Esat/RbI. Thus, the outer slope can be calculated as
GbI =
∆i
∆v
=
f(v)−GaIBpI
v −BpI =
1
RaI +RbI
.
• v < −BpI: In this case, the op-amp works in positive
saturation region and vo = Esat. The outer slope can be
derived as GbI = 1/(RaI +RbI).
According to the above three cases, the v−i characteristic of
the NRI is drawn as shown in Fig. 1(b), which can be featured
by three parameters and represented as a uniform form
i = h(v)
= GbIv + 0.5(GaI −GbI)(|v +BpI| − |v −BpI|),
where
GaI =
1
RaI
, GbI =
1
RaI +RbI
, BpI =
RaIEsat
RbI
denote the inner slope, outer slope, and breakpoint, respec-
tively. As the three parameters satisfy GaI > 0, GbI > 0,
and GaI > GbI, the v − i curve always lies in the first and
third quadrants, and the inflow of power is always nonnegative.
According to the definition of passivity [44], the nonlinear
resistor cell is passive. The implementation occupies only one
op-amp and two resistors. So the proposed type-I nonlinear
resistor is the simplest op-amp-based piecewise-linear resistor.
2) Type-II Active Nonlinear Resistor: Linking a negative
impedance converter (NIC) to the input port of the NRI,
another type of active 3-segment piecewise-linear resistor can
be obtained as shown in Fig. 2(a). The corresponding voltage-
current characteristic of NRII is shown in Fig. 2(b), which can
be described as
i = h(v)
= GbIIv + 0.5(GaII −GbII)(|v +BpII| − |v −BpII|),
where GaII, GbII, and BpII are the inner slope, outer slope,
and breakpoint, respectively. When RI = RII, one has
GaII = − 1
RaII
, GbII = − 1
RaII +RbII
, BpII =
RaIIEsat
RbII
.
Observing Fig. 2, one can see that GaII < 0, GbII < 0, and
|GaII| > |GbII|. Therefore, NRII has the same characteristic
as the classical Chua’s diode with negative inner slope and
outer slope. But, it employs fewer (four) resistors than the six
ones in the classical Chua’s diode designed in [2].
B. Multi-Segment Piecewise-Linear Chua’s Diode
To design the v − i curves with multiple segments, some
additional breakpoints need to be introduced [2]. Adjusting the
linear resistances of the equivalent circuit of NRI, the inner
slope, the outer slope and breakpoints can be freely adjusted.
As shown in Fig. 3, a scheme synthesizing the multi-segment
piecewise-linear Chua’s diode is proposed, where NRI have the
same inner slope but different breakpoints. Note that the NIC
works as a current reverser here, which means that the odd-
numbered NRI belongs to type-II nonlinear resistors. Thus,
the design scheme can also be regarded as the cascading
combination of multiple NRI and NRII in turn.
(a)
(b)
Fig. 2: Design of the type-II active nonlinear resistor NRII:
(a) circuit implementation; (b) the v − i characteristic curve.
Fig. 3: The schematic of multi-piecewise Chua’s diodes, where
the m-th NRI is marked as Nm.
As for the input voltage v and the output current i of the
proposed Chua’s diode, the voltage-current characteristic can
be described as
h(v) =
M∑
m=1
(−1)m[Gbmv + 0.5(Gam −Gbm)
× (|v +Bpm| − |v −Bpm|)], (3)
where
Gam =
1
Ram
, Gbm =
1
Ram +Rbm
, and Bpm =
RamEsat
Rbm
denote the inner slope, outer slope, and breakpoint of Nm,
respectively.
Note that the m-th NRI, Nm, can generate two symmetric
breakpoints ±Bpm, which are determined by resistances Ram,
Rbm and op-amp saturation voltage Esat. Thus the cascading
combination of NRI with 2M breakpoints can generate 2M+1
segments. The parameters of M -NRI-based Chua’s diode can
be determined with the following steps:
• Keep the op-amp saturation voltage Esat unchanged, and
set the values of the outermost breakpoints to ±Bp1.
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• Divide the interval between −Bp1 and Bp1 into 2M −
1 segments of equal intervals. The breakpoints ±Bpm,
generated from Nm, are calculated as
±Bpm = ± 2Bp1
2M − 1(M −m+ 0.5), (4)
where m = 1, 2, · · · ,M .
• Fix the inner slope of NRI, i.e., keep resistance Ra1 =
Ra2 = · · · = RaM unchanged.
• Set
Rbm =
Ram
Bpm
Esat.
TABLE I: Element Values and Parameters of Chua’s Diode.
M Element values Parameters of Chua’s diode
8
Rai = 1 kΩ, i = 1 ∼ 8 Gai = 1 mS, i = 1 ∼ 8
Rb1 = 3.25 kΩ Gb1 = 235.294 µS, Bp1 = 4 V
Rb2 = 3.75 kΩ Gb2 = 210.526 µS,Bp2 = 52/15 V
Rb3 = 4.432 kΩ Gb3 = 184.094 µS,Bp3 = 44/15 V
Rb4 = 5.417 kΩ Gb4 = 155.836 µS,Bp4 = 12/5 V
Rb5 = 6.964 kΩ Gb5 = 125.565 µS,Bp5 = 28/15 V
Rb6 = 9.75 kΩ Gb6 = 93.023 µS,Bp6 = 4/3 V
Rb7 = 16.25 kΩ Gb7 = 57.971 µS,Bp7 = 4/5 V
Rb8 = 48.75 kΩ Gb8 = 20.101 µS,Bp8 = 4/15 V
9
Raj = 1 kΩ, j = 1 ∼ 9 Gaj = 1 mS, j = 1 ∼ 9
Rb1 = 3.25 kΩ Gb1 = 235.294 µS, Bp1 = 4 V
Rb2 = 3.683 kΩ Gb2 = 213.538 µS, Bp2 = 60/17 V
Rb3 = 4.25 kΩ Gb3 = 190.476 µS, Bp3 = 52/17 V
Rb4 = 5.023 kΩ Gb4 = 166.030 µS, Bp4 = 44/17 V
Rb5 = 6.139 kΩ Gb5 = 140.076 µS, Bp5 = 36/17 V
Rb6 = 7.893 kΩ Gb6 = 112.448 µS, Bp6 = 28/17 V
Rb7 = 11.05 kΩ Gb7 = 82.988 µS, Bp7 = 20/17 V
Rb8 = 18.417 kΩ Gb8 = 51.501 µS, Bp8 = 12/17 V
Rb9 = 55.25 kΩ Gb9 = 17.778 µS, Bp9 = 4/17 V
C. The v–i Characteristic of the Proposed Chua’s Diode
To illustrate the v-i characteristics of the proposed Chua’s
diodes, the 8-NRI and 9-NRI-based Chua’s diodes are used
as two examples. The resistances Ram are fixed as 1 kΩ for
m = 1 ∼M . In addition, the op-amp saturation output voltage
Esat = 13 V and the outermost breakpoints ±Bp1 = ±4 V are
adopted. Using the parameter determination steps described
in the above sub-section, two sets of element values are
calculated and listed in Table I. The loci of the two Chua’s
diodes in the v − i plane are plotted in Fig. 4(a) and (b),
which depict 17 segments and 19 segments, respectively.
Considering that a NIC-based current reverser is necessary,
the two examples can be also named as 9-stage and 10-stage
op-amp-based Chua’s diodes, respectively.
Comparing with the construction approach of n-scroll at-
tractor in [31], all extra DC bias voltages are removed in the
proposed approach. The reduction or elimination of external
DC voltage references is of vital importance for simplifying
circuit implementations, especially for the integrated circuits
[45]. Meanwhile, fewer resistors are employed for generating
the same number of segments. Taking 17 segments as an
example, the proposed Chua’s diode employs 18 resistors. In
contrast, the numbers required in the construction methods
proposed in [31] and [32] are 27 and 48, respectively.
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(b)
Fig. 4: The v−i characteristics of the proposed Chua’s diodes:
(a) the 17-segment piecewise-linear curve; (b) the 19-segment
piecewise-linear curve.
Fig. 5: Schematic of the Sallen-Key HPF-based Chua’s circuit.
III. SALLEN-KEY HPF-BASED CHUA’S CIRCUIT
In this section, a third-order inductor-free Chua’s circuit is
designed to generate multi-scroll chaotic attractors using the
proposed Chua’s diode.
A. Ciruit Description and State Equation
As shown in Fig. 5, an inductor-free Chua’s circuit is
constructed by replacing the parallel connection LC network in
the classical Chua’s circuit with a second-order active Sallen-
Key high-pass filter (HPF) designed in [46]. The proposed
Chua’s diode is placed in the right part of the ports “1”
and “2”. Meanwhile, a second-order Sallen-Key HPF is set
in the left part of the ports “3” and “4”. In the Sallen-Key
HPF, C2 = C3 and R3 = R4. Comparing with the Wien
bridge oscillator [41], second-order active band pass filter
[42], [43], and second-order active Sallen-Key low-pass filter
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS 5
[47], the Sallen-Key HPF has the same off-the-shelf discrete
components but different circuit structures.
The circuit shown in Fig. 5 is a third-order autonomous
circuit containing three dynamical elements of capacitors C1,
C2, and C3, which can be featured by three coupled first-order
autonomous differential equations in terms of node voltages
V1, V2, and V3,
dV1
dt
= −V1 − V2
RC1
− h(V1)
C1
,
dV2
dt
=
V1 − V2
RC2
+
(k − 1)V3 − kV2
kR3C2
,
dV3
dt
=
k(V1 − V2)
RC3
+
(k − 2)V3 − kV2
R3C3
,
(5)
where k = 1 + R2R1 , and h(V1) generated by Eq. (3) stands for
the voltage-current characteristic of the Chua’s diode.
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(b)
Fig. 6: Equilibrium points in the V1 − V2 plane: (a) Chua’s
circuit owing 17 equilibrium points. (b) Chua’s circuit owing
19 equilibrium points.
B. Equilibrium Point and Its Stability
Set dV1dt as zero, it is easy to obtain
V2 = V1 +Rh(V1). (6)
If dV2dt and
dV3
dt are both equal to zero, one can obtain V3 = 0,
and
V2 = R3V1/(R+R3). (7)
Thus the solutions of V1 and V2 are the intersection points of
the two curves measured by Eqs. (6) and (7).
The linear element parameters of the circuit shown in
Fig. 5 are configured as follows: R = 1.5 kΩ, R1 = 3 kΩ,
R2 = 6.6 kΩ, R3 = R4 = 500 Ω, C1 = 6.8 nF, and
C2 = C3 = 100 nF. The parameters listed in Table I
are utilized for the 8-NRI and 9-NRI-based Chua’s diodes.
Equations (6) and (7) are simultaneously plotted in Fig. 6(a)
and (b), respectively, where Eq. (6) is indicated by solid line
and marked as h1, and Eq. (7) is denoted with dash line
and marked as h2. As there are (2M+1) intersection points
generated from the inductor-free Chua’s circuit with M -NRI
based Chua’s diode, all equilibrium points can be calculated
and listed in Table II.
The Jacobian matrix corresponding to every equilibrium
point is
J =

− 1
RC1
− H(V1)
C1
1
RC1
0
1
RC2
−R+R3
RR3C2
k − 1
kR3C2
k
RC3
−k(R+R3)
RR3C3
k − 2
R3C3
 , (8)
where
H(V1) =
M∑
m=1
(−1)m(Gbm + 0.5(Gam −Gbm)
(sign(V1 +Bpm)− sign(V1 −Bpm))).
As for the Jacobian matrices at the equilibrium points, the
corresponding eigenvalues are listed in Table II, including
two classes of equilibrium points: 1) unstable index-1 saddle-
foci owning a positive real root and two complex conjugate
roots with negative real parts; 2) unstable index-2 saddle-foci
owning two complex conjugate roots with positive real parts
and a negative real root. Consequently, as for the inductor-
free Chua’s circuit with 8-NRI based Chua’s diode (M = 8),
there exist eight unstable index-1 saddle-foci, P1±, P3±, P5±,
P7±, and nine unstable index-2 saddle-foci, P0, P2±, P4±,
P6±, P8±. As for the inductor-free Chua’s circuit with 9-NRI
based Chua’s diode (M = 9), there exist nine unstable index-1
saddle-foci, P0, P2±, P4±, P6±, P8±, and ten unstable index-2
saddle-foci, P1±, P3±, P5±, P7±, P9±.
According to Shil’nikov theorem given in [48], chaos may
emerge in a system if there is one real root γ and two complex
conjugate roots σ ± jω satisfying |σγ | < 1 and σγ < 0
among the eigenvalues of its equilibrium points. When suitable
configuration parameters are adopted, the corresponding bond
orbits and scrolls may be generated in the neighborhoods of
unstable index-1 and index-2 equilibria, respectively.
C. Multi-Scroll Chaotic Attractor
To verify the above theoretical analyses, a large number
of experiments were performed using Runge-Kutta algorithm
(“ode45” in MATLAB) with time-step 1 µs and time-interval
[10 ms, 200 ms]. The obtained experimental results confirmed
that no less than 20 scrolls can be generated from the proposed
circuit by modifying the Chua’s diode. Only two typical ex-
amples are demonstrated in Fig. 7. When the initial conditions
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TABLE II: Equilibrium Points and the Corresponding Eigenvalues.
M Equilibrium points Eigenvalues Types of equilibrium points
8
P0 : (0 V, 0 V, 0 V) λ1,2 = 1162± j19475, λ3 = −103030 unstable index-2 saddle-focus
P1± : (±0.5445 V,±0.1361 V, 0 V) λ1 = 58532, λ2,3 = −7569± j24202 unstable index-1 saddle-foci
P2± : (±1.0653 V,±0.2663 V, 0 V) λ1,2 = 1254± j19226, λ3 = −97644 unstable index-2 saddle-foci
P3± : (±1.6118 V,±0.4029 V, 0 V) λ1 = 54299, λ2,3 = −8029± j24043 unstable index-1 saddle-foci
P4± : (±2.1308 V,±0.5327 V, 0 V) λ1,2 = 1336± j18985, λ3 = −93024 unstable index-2 saddle-foci
P5± : (±2.6786 V,±0.6696 V, 0 V) λ1 = 50719, λ2,3 = −8464± j23863 unstable index-1 saddle-foci
P6± : (±3.1962 V,±0.7991 V, 0 V) λ1,2 = 1411± j18751, λ3 = −89017 unstable index-2 saddle-foci
P7± : (±3.7463 V,±0.9366 V, 0 V) λ1 = 47655, λ2,3 = −8876± j23655 unstable index-1 saddle-foci
P8± : (±4.2615 V,±1.0654 V, 0 V) λ1,2 = 1477± j18526, λ3 = −85508 unstable index-2 saddle-foci
9
P0 : (0 V, 0 V, 0 V) λ1 = 61005, λ2,3 = −7326± j24273 unstable index-1 saddle-focus
P1± : (±0.4793V,±0.1198V, 0 V) λ1,2 = 1205± j19362, λ3 = −100501 unstable index-2 saddle-foci
P2± : (±0.9402V,±0.2351V, 0 V) λ1 = 56878, λ2,3 = −7742± j24146 unstable index-1 saddle-foci
P3± : (±1.4209V,±0.3552V, 0 V) λ1,2 = 1282± j19144, λ3 = −96026 unstable index-2 saddle-foci
P4± : (±1.8804V,±0.4701V, 0 V) λ1 = 53342, λ2,3 = −8141± j24000 unstable index-1 saddle-foci
P5± : (±2.3625V,±0.5906V, 0 V) λ1,2 = 1353± j18933, λ3 = −92105 unstable index-2 saddle-foci
P6± : (±2.8204V,±0.7051V, 0 V) λ1 = 50285, λ2,3 = −8520± j23839 unstable index-1 saddle-foci
P7± : (±3.3045V,±0.8261V, 0 V) λ1,2 = 1418± j18728, λ3 = −88639 unstable index-2 saddle-foci
P8± : (±3.7612V,±0.9403V, 0 V) λ1 = 47615, λ2,3 = −8881± j23662 unstable index-1 saddle-foci
P9± : (±4.2457V,±1.0614V, 0 V) λ1,2 = 1476± j18529, λ3 = −85556 unstable index-2 saddle-foci
(a) (b)
Fig. 7: Numerical simulation results of chaotic attractors: (a) the Poincare´ section (upper panel) and the crossing Poincare´
section of 9-scroll chaotic attractor (lower panel); (b) the Poincare´ section (upper panel) and the crossing Poincare´ section of
10-scroll chaotic attractor (lower panel).
of three state variables are set as (V1(0), V2(0), V3(0)) =
(0.1 mV, 0 V, 0 V), the phase portraits and Poincare´ maps of
a 9-scroll attractor and a 10-scroll one are plotted in Fig. 7(a)
and (b), respectively. It is found that the scrolls emerge from
the neighbourhoods of unstable index-2 saddle-foci, while the
bond orbits are generated from the neighbourhoods of unstable
index-1 saddle-foci.
Generally, a Poincare´ map can be used to preliminarily
distinguish the state of the motion: the crossing trajectory of
discrete points means the periodic state; the crossing trajectory
of continuous curve means the chaotic state; the crossing
trajectory of plane with no regular limbs implies the hyper-
chaotic state. Considering the equilibrium points are always
distributed in the V1 − V2 plane, the plane of V3 = 0 is
chosen as the Poincare´ section for better observation of the
locations of the scrolls and the state of the whole attractor.
The projections of Poincare´ maps of the 9-scroll and 10-scroll
chaotic attractors in the V1−V2 plane are plotted in the lower
panels of Fig. 7(a) and (b), respectively. It can be observed that
the continuous curve-like maps occur in the neighbourhoods
of unstable index-2 saddle-foci, indicating the emergence of
multi-scroll chaotic attractors.
In theory, the proposed scheme can construct (2M + 1)-
segment piecewise linear curve by adjusting the 3M parame-
ters of the M -NRI-based Chua’s diode. When suitable param-
eters are configured, the produced (M + 1)-scroll attractor is
coined with that generated by the Chua’s circuit.
D. Parameter-Dependent Bifurcation Behavior
Like most chaotic systems, control parameter is one of
the most important factors determining system dynamics. To
ensure the breakpoints and slopes are regular, the element
parameters of Chua’s diode are configured by the method
proposed in Sec. II-B, and kept unchanged. The Sallen-Key
HPF with determined parameters is used as an oscillating cell
like the LC network of classical Chua’s circuit [2]. According
to Eqs. (6) and (7), it is found that the equilibrium points can
be changed by adjusting resistance R. Besides, the oscillating
frequency of the active NRC1 network is determined by
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(a)
(b)
Fig. 8: The dynamical behaviors with respect to R and C1,
where the black dot-line is a case of C1 = 6.8 nF and
R ∈ [1.385 kΩ, 1.515 kΩ]: (a) the dynamics map for detecting
scrolls; (b) the largest Lyapunov exponent map.
capacitance C1. Thus R and C1 are two important adjustable
parameters to control the system’s dynamical behaviors.
To study dynamical behaviors of the proposed system, the
Sallen-Key HPF-based Chua’s circuit with various Chua’s
diodes was measured in terms of Lyapunov exponents and
bifurcation diagram. First the parameters of Sallen-Key HPF
are fixed as in Sec. III-B, and the parameters of Chua’s diode
with 19 segments are listed in Table I. To explore dynamics
and recognize the scrolls, the two-parameter dynamics map
and its largest Lyapunov exponent in specific region are plotted
in Fig. 8(a) and (b), respectively, where R ∈ [1.3 kΩ, 1.6 kΩ]
and C1 ∈ [5 nF, 10 nF]. Observing Fig. 8, one can see
that different types of dynamical regions and scrolls can be
recognized by referring to the colorbar.
When capacitance C1 is fixed as 6.8 nF and the resistance
R is incrementally changed from 1.385 kΩ to 1.515 kΩ, the
first two Lyapunov exponents calculated by Wolf’s method
given in [49] and bifurcation diagram of the local maxima
(denoted by V2) of the state variable V2 are plotted in
Fig. 9(a). It is observed from Fig. 9(a) that there exists a
wide range with positive largest Lyapunov exponents when
R ∈ [1.385 kΩ, 1.515 kΩ], indicating the emergence of chaos.
The dynamical behaviors depicted by the bifurcation diagram
agree well with those described by the black dot-line in the
dynamics map in Fig. 8. Furthermore, 4-, 6-, 8-, and 10-scroll
chaotic attractors are observed. When resistance R is selected
as 1.44 kΩ, 1.47 kΩ, 1.483 kΩ, and 1.5 kΩ, the phase portraits
(a)
(b)
Fig. 9: The dynamical behaviors with respect to R: (a) the first
two Lyapunov exponents (the upper panel) and the bifurcation
diagram (the lower panel) of the local maxima of V2; (b) the
4-, 6-, 8-, and 10-scroll chaotic attractors.
in the V2 − V3 plane are plotted in Fig. 9(b). The results of
Fig. 8 and 9 show that complex dynamical transitions and
different scroll types can be observed with variation of the
two parameters.
When the element parameters are all fixed, the amplitude
of the attractors can be scaled up or down on the saturation
output voltage Esat of the op-amps. According to Eq. (3), Esat
can control the breakpoints Bpm according to RamEsatRbm , while
the slopes Gam and Gbm keep unchanged. Accordingly, in
Fig. 6, the equilibria measured by the intersection points of
the two curves h1 and h2 converge toward the origin with Esat
decreasing. Inversely, they diverge from the origin when Esat
increasing. The amplitude diagram of the 10-scroll attractors
is plotted in Fig. 10(a). It is found that the maxima and
minima of variables V1, V2, and V3 linearly escalate with the
increase of Esat. When Esat is selected as 13 V, 8 V, and
3 V, the phase portraits in the V1 − V3 and V2 − V3 planes
are plotted in Fig. 10(b). The results of Fig. 10 indicate that
the attractors can be generated under different power supplies,
which verifies the feasibility of satisfying the low-voltage low-
power requirement.
E. Comparison of Related Chua’s Ciruits
A variety of multi-scroll Chua’s attractors were reported
over the past few years. Table III shows the comparison
between the implementations of related multi-scroll Chua’s
circuits. It is found that few scrolls are obtained from [29],
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TABLE III: Comparison of Related Multi-scroll Chua’s Circuit.
Refs Inductor-free Circuit design Experiment Attractor type Circuit elementInductor Capacitor Resistor Op-amp DC bias voltage
[28] No No No 7-scroll \ \ \ \ \
[29] No Yes Yes 5-scroll 1 3 30 8 \
[31] No Yes Yes 10-scroll 1 2 31 10 8
[32] No Yes Yes 10-scroll 1 3 54 13 \
[36] Yes Yes No 4-scroll \ 3 48 21 4
This work Yes Yes Yes 10-scroll \ 3 25 11 \
1 2 3 4 5 6 7 8 9 10 11 12 13
-5
-4
-3
-2
-1
0
1
2
3
4
5
(a)
(b)
Fig. 10: The dynamical behaviors with respect to Esat: (a) the
amplitude diagram of the maxima and minima of variables V1,
V2, and V3; (b) the phase portrait of 10-scroll chaotic attractors
in the V2 − V3 and V1 − V3 planes.
[36] but along with a relatively more use of components.
Comparing with the method in [31], we use only ten op-
amps to implement 19-segment Chua’s diode. Furthermore,
benefiting from the proposed scheme, extra 10 resistors and
8 DC bias voltages can be removed. Since complex imple-
mentation of voltage-controlled voltage source and voltage-
controlled current source are cast away, both the types and
numbers of circuit elements are less than that of the methods
given in [29], [32]. Although the implementation complexity
between different design methods and hardware platforms
cannot be judged by a unified standard, the proposed inductor-
free Chua’s circuit is a simplified implementation in terms of
the number of discrete components.
IV. APPLICATION IN IMAGE SECURE COMMUNICATION
To satisfy requirements on transmission security, different
schemes (algorithms, techniques, methods) are applied to im-
age encryption. The representative image encryption schemes
published in year 2018 are reviewed in [50]. The specific
properties of chaotic systems, such as initial state sensitive
dependence, unpredictability, make them widely studied and
applied in the field of information security [8]–[12]. These
properties are similar to the counterparts of cryptography [9],
[10], [22]. In this section, an image encryption scheme based
on the proposed Chua’s circuits with 19- and 21-segment
piecewise-linear Chua’s diodes are proposed to verify its merit
for image security.
A. Description of encryption process
Without lose of generality, a gray-scale image I is con-
sidered as the encryption object. Then, the process of the
encryption and decryption can be described as follows.
1) Set initial conditions and system parameters, then iterate
system (5) with the Runge-Kutta algorithm (Function
“ode45” in MATLAB) from initial state (x0, y0, z0). Af-
ter continuous iteration, three chaotic sequences V1(t),
V2(t) and V3(t) are generated. The selected length of the
chaotic sequences is same as that of the plain-image.
2) A pseudo-random sequence with amplitude [0, 255] is
obtained by preprocessing the selected chaotic sequence
z by
n(i, j) = b(zi + |zmin|) · 107c mod 256, (9)
where zmin is the minimum value of zi, bxc rounds the
elements of x to the nearest integers less than or equal
to x.
3) Use XOR (exclusive OR) operation
I ′(i, j) = I(i, j)⊕ n(i, j)
to encrypt the original image bit-by-bit (stream cipher)
until all the elements are encrypted.
4) Decryption is the reverse version of the encryption
process.
B. Simulation Results and Performance Analyses
To verify real performance of the above image encryption
scheme, a number of experiments were performed by Matlab
R2017b. Furthermore, it was measured by various classic
metrics: randomness test; histogram; correlation of adjacent
pixels, and information entropy.
1) Randomness Test of Pseudorandom Number Sequence:
The pseudorandom number generator designed in the above
subsection was test by the NIST-800-22 statistical test suite
with the default significance level. The initial state (x0, y0, z0)
are randomly configured within interval (0, 0.6). When time
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TABLE IV: The randomness rest results on generated sequences using NIST suite.
No. Statistical tests
Sequences generated by 10-scroll chaotic attractor Sequences generated by 11-scroll chaotic attractor
100 samples (n = 100) 1000 samples (n = 1000) 100 samples (n = 100) 1000 samples (n = 1000)
Proportion* U-value Proportion* U-value Proportion* U-value Proportion* U-value
1 Frequency 1.00 0.678686 0.995 0.444619 0.99 0.026948 0.989 0.550347
2 Block frequency 0.98 0.883171 0.992 0.408275 0.99 0.366918 0.990 0.174728
3
Cumulative sums (forward) 1.00 0.383827 0.993 0.370262 1.00 0.102526 0.992 0.645448
Cumulative sums (reverse) 0.99 0.867692 0.990 0.783019 1.00 0.574903 0.989 0.801865
4 Runs 0.97 0.699313 0.991 0.910091 0.99 0.798139 0.990 0.942198
5 Longest runs 1.00 0.678686 0.990 0.977480 0.99 0.334538 0.994 0.500279
6 Rank 0.99 0.574903 0.991 0.002906 0.99 0.304126 0.990 0.308561
7 FFT 0.98 0.955835 0.987 0.236810 0.98 0.574903 0.987 0.554420
8 Nonoverlapping template† 0.97 0.574903 0.981 0.518106 0.95 0.867692 0.982 0.363593
9 Overlapping template 0.99 0.304126 0.990 0.307077 0.98 0.262249 0.985 0.701366
10 Universal 1.00 0.534146 0.989 0.251837 0.99 0.236810 0.984 0.088226
11 Approximate entropy 0.98 0.383827 0.986 0.010457 0.97 0.514124 0.991 0.548314
12 Random excursions† 0.9636 0.224821 0.9821 0.432747 0.9524 0.364146 0.9820 0.144921
13 Random excursions variant† 0.9272 0.366918 0.9837 0.134475 0.9841 0.037157 0.9820 0.309707
14
Serial (1st sub-test) 1.00 0.595549 0.981 0.564639 0.99 0.883171 0.992 0.235589
Serial (2nd sub-test) 1.00 0.834308 0.987 0.114712 0.99 0.419021 0.993 0.765632
15 Linear complexity 0.97 0.834308 0.988 0.719747 0.99 0.350485 0.989 0.906069
* The proportion of sequences that pass is computed by the empirical results for a particular statistical test. For passing the test, the proportion value
is 0.96 for 100 samples, and 0.98 for 1000 samples, respectively.
† The Nonoverlapping template test, Random excursions test, and Random excursions variant test consist of 148, 8, and 18 sub-tests, respectively. As
for test item composing of more than one sub-tests, the worst result is reported.
length 125 ms is used, a pseudorandom sequence of length
125ms
1 µs = 1.25 ·105 is generated by Eq. (9). The corresponding
binary sequence of length 1.25 · 105 · 8 = 106 is obtained
via converting the integer pseudorandom number to the bi-
nary format. Finally, in the file finalAnalysisReport.txt, the
interval between 0 and 1 is divided into 10 sub-intervals,
and the P-values falling in each sub-interval C1, C2, · · · , C10
are counted. The corresponding U-values can be calculated
to measure uniform distribution of the P-values. If U-values
are larger than or equal to 0.0001, the degree of uniform
distribution can be considered efficiently high. Note that at
least 55 bitstreams should be processed to provide statistically
meaningful results. As [51], the results on 15 tests items for
100 and 1000 bitstreams generated with 10-scroll and 11-scroll
chaotic attractors are given in Table IV, demonstrating that
U-Values are all larger than 0.0001. Note that two among
18 sub-tests fail to meet the satisfying ratio a little when
100 bitstreams generated with 10-scroll chaotic attractor are
tested. As for the 100 bitstreams generated with 11-scroll
chaotic attractor, the passing proportion below the expected
threshold with a marginal value. When the sample number of
sequences is increased to 1,000, all test items can be passed
well for the two sources of PRNS. The confidence interval is
reasonably accurate for large sample sizes (e.g., n ≥ 1000).
So the designed pseudorandom number generator has good
randomness and is suitable for image encryption application.
2) Histogram Analysis: Every plain-image has a histogram
measuring unique distribution regularity on pixel intensity
values. A good encryption process can erase strong correlation
among neighbouring pixels of the plain-image, and make the
histogram fluctuation as small as possible [10]. The initial
state (x0, y0, z0) is set as (0.1, 0.1, 0.1), and a pseudorandom
sequence generated by Eq. (9) is used for image encryption.
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Fig. 11: Simulation results of the proposed encryption and
decryption scheme: (a) original image; (b) cipher-image; (c)
decrypted image; (d) histogram of the original image; (e)
histogram of the cipher-image; (f) histogram of the decrypted
image.
Figure 11(a), (b), and (c) depict the plain-image, cipher-
image, and decrypted image, respectively. In contrast, the
corresponding histograms are displayed in Fig. 11(d), (e),
and (f). It is found that the histogram of the cipher-image is
very uniform, which means that the encryption scheme based
on the proposed chaotic system has a good performance on
robustness withstanding the statistical attacks.
3) Correlation Analysis: The adjacent pixels of a natural
image have a strong correlation in the horizontal, vertical,
and diagonal directions. But in a cipher-image, the correlation
coefficients are expected to be close to zero in three directions.
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Fig. 12: Correlation and correlation coefficients of adjacent
pixels image “Lenna” and its cipher-image: (a) horizontal
correlation of the original image; (b) vertical correlation of the
original image; (c) diagonal correlation of the original image;
(d) horizontal correlation of the cipher-image; (e) vertical
correlation of the cipher-image; (f) diagonal correlation of
cipher-image.
The correlation of each pair of pixels can be calculated by
C =
∑N
i=1 (xi − 1N
∑N
i=1 xi)(yi − 1N
∑N
i=1 yi)√∑N
i=1 (xi − 1N
∑N
i=1 xi)
2
√∑N
i=1 (yi − 1N
∑N
i=1 yi)
2
where x and y are the intensity values of two adjacent pixels,
and N is the total number of pixels.
We randomly select 1,000 pairs of adjacent pixels from the
plain image and cipher image to test their internal correlations.
The adjacent pixels correlation and correlation coefficients of
the plain and cipher images are given in Fig. 12. The results
show that the plain image has high correlation values, while
the cipher image has much lower ones. It is indicated that
the proposed encryption scheme can effectively reduce the
correlation between adjacent pixels of the encrypted image.
4) Information Entropy: The information entropy is an
important indicator in evaluating the randomness of a cipher-
image. If an encryption scheme can generate cipher-images
owning the maximum information entropy close to eight, it
means that it has excellent randomness property. The Shannon
entropy of image I is defined by
H(I) = −
∑L
i=1
Pr(Ii) log2 Pr(Ii),
where Ii denotes the i-th possible value of I , Pr(Ii) rep-
resents the probability value of Ii, and L is the number of
possible different intensities. The calculated entropy value
of the cipher-image is 7.9889 and close to the ideal value.
Besides, the pseudo-random sequences generated from 11-
scroll chaotic attractor are used to encrypt the same plain-
image. The information entropy of the obtained cipher-image
is 7.9898. It is found that there is a slight improvement in
performance of cryptosystems when increasing one scroll.
All the above analysis demonstrate that the image encryp-
tion scheme based on the proposed chaotic system has good
security performance and can be used for protecting image
data in cyberspace.
V. CIRUIT SIMULATIONS AND HARDWARE EXPERIMENTS
Circuit simulations and hardware experiments are necessary
for circuit syntheses and verifications. Some regular circuit
design and simulation software, for examples, Pspice [22],
[34], [40], [52], Multisim [20], [37], [43], and PSIM [53] can
provide reliable operating environment for circuit simulations.
In this section, the simulation results of the obtained system by
multisim circuit simulations and hardware experiments were
described to verify its real performance.
A. Multisim Circuit Simulations
Using the circuit schematics shown in Figs. 3 and 5, the
circuit simulation model of the Sallen-Key HPF-based Chua’s
circuit can be constructed using Multisim 12.0 simulation
software. As a typical example, the Chua’s circuit with 9-NRI-
based Chua’s diode is given in Fig. 13. Using the parameters
of Chua’s diode listed in Table I and the element parameters
given in Sec. III-B, the phase portraits of the 9-scroll and
10-scroll Chua’s chaotic attractors in the V1 − V3 plane are
shown in Fig. 14(a) and (b), respectively. It is observed that the
simulation results with the multisim circuit shown in Fig. 14
agree well that obtained with the numerical simulation results
demonstrated in Fig. 7.
(a)
(b)
Fig. 13: Multisim circuit simulation model: (a) the Sallen-Key
HPF-based inductor-free Chua’s circuit; (b) the implementa-
tion of 9-NRI based Chua’s diode.
B. Hardware Experiments
Using the circuit simulation model shown in Fig. 13,
the Sallen-Key HPF-based Chua’s circuit with the simpli-
fied multi-segment piecewise-linear Chua’s diode was per-
formed on a printed circuit board, where adjustable resistors,
monolithic ceramic capacitors, and op-amps TL082CP with
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(a)
(b)
Fig. 14: Chaotic attractors simulated in circuit: (a) the 9-scroll
chaotic attractor; (b) the 10-scroll chaotic attractor.
±14.6 V DC power supplies (±Esat ≈ ±13 V) were adopted.
The snapshot of the hardware breadboard linked with a digital
oscilloscope is shown in Fig. 15.
Fig. 15: Snapshot of the hardware experiment setup.
To verify the v − i characteristics of the proposed Chua’s
diode, the continuous sinusoidal signal
vs = Vmsin(2pift)
provided by Tektronix AFG3022 function generator and Tek-
tronix TCP213A current probe were used for the driven
voltage and to detect the output current, respectively. The
experimental results were intuitively captured by Tektronix
TDS3054C (a four-channel digital phosphor oscilloscope).
When the continuous sinusoidal signal vs is deployed as
Vm = 5V and f = 100 Hz, the measured loci in the v − i
plane are shown in Fig. 16(a) and (b), respectively. Note that
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Fig. 16: The results of hardware experiments: (a) the 17-
segment piecewise-linear curve; (b) the 19-segment piecewise-
linear curve; (c) the 9-scroll chaotic attractor; (d) the 10-scroll
chaotic attractor.
the captured currents are magnified four times for a better
view. Furthermore, the phase portraits of 9-scroll and 10-
scroll chaotic attractors in the V1 − V3 plane are measured
and presented in Fig. 16(c) and (d), respectively.
Ignoring the deviations caused by parasitic circuit param-
eters, one can see that the circuit simulations and hardware
experiments are both consistent well with that obtained via
numerical simulations, which demonstrates the feasibility of
the proposed scheme.
However, the VOA has an inherent disadvantage, e.g. the
relatively narrow frequency spectrum scope. To a certain
extent, this shortcoming restricts the practical applications. In
contrast, the current feedback op-amp, e.g. AD844, has wider
bandwidth and exhibits higher response speed [54], [55]. The
AD844 can be further used to improve high frequency perfor-
mance of Chua’s circuit [56]. Besides, the existing work [38]
has provided convincing evidence that the proposed inductor-
free circuit modes can be designed by integrated circuits.
The design and implementation of the low-voltage low-power
multi-scroll integrated circuit deserve further attention with
progress of the related engineering and electronic technology
[38], [45], [57].
VI. CONCLUSION
In this paper, a simple scheme synthesizing a multi-segment
piecewise-linear Chua’s diode with simplified circuit imple-
mentation was introduced. Using the proposed Chua’s diode,
a Sallen-Key HPF-based Chua’s circuit was further designed to
generate multi-scroll chaotic attractors. The number of scrolls
can be regulated by modifying the number of basic circuit
cells and the corresponding parameters of the proposed Chua’s
diode. Another important feature is that the dynamical tran-
sitions and different scroll types are adjustable with variation
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of two coupled parameters when the parameters of Sallen-Key
HPF and Chua’s diode are fixed. Basic dynamical behaviors
of the chaotic circuit were investigated via theoretical analysis
and numerical simulation. The performance of the proposed
scheme was verified by a large number of experiments per-
formed on both multisim circuit design software and hardware
platforms. An application prototype of image encryption was
established with the pseudorandom bit sequences generated
from the proposed system. To sum up, the proposed design
scheme has multiple advantages: 1) the multi-piecewise Chua’s
diode can be implemented by using modular circuit cells
with systematically configured parameters; 2) the modified
Chua’s circuit has lower implementation complexity; 3) the
proposed multi-scroll Chua’s circuit is inductor-free and fully
autonomous without external forcing; 4) the attractors can
be generated from the circuit with different power supplies.
Implementing the proposed scheme with integrated circuit
deserves further investigation.
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